



The questions on this worksheet have been taken from the OCR A-Level Computer Science Practice Paper 1.1

Answer 1		
<ul style="list-style-type: none"> <li>- The address of <code>one</code> is stored in the MAR</li> <li>- This value is sent along the address bus AND the fetch signal is sent on the control bus.</li> <li>- The contents of <code>one</code> are sent from memory to the processor on the data bus and stored in the MDR</li> <li>- The contents of the MDR and ACC are sent to the ALU</li> <li>- The result is stored back in the ACC</li> </ul> <p>(1 per -)</p>	<b>AO2.2</b>  <b>5</b>	Accept MBR instead of MDR
Answer 2		
<ul style="list-style-type: none"> <li>- An instruction can be fetched as the previous one is being decoded...</li> <li>- ...and the one before that is being executed.</li> <li>- E.g. <code>LDA zero</code> can be fetched, while <code>OUT</code> is being decoded and <code>start LDA one</code> is being executed.</li> </ul> <p>(1 per -)</p>	<b>AO1.2</b>  <b>(2)</b>	<b>AO2.2</b>  <b>(1)</b>
Answer 3		
<ul style="list-style-type: none"> <li>- <code>BRP</code> could be followed by one of two possible instructions, which one will only be determined at execution</li> <li>- Meaning the wrong one may be fetched/decoded</li> </ul> <p>(1 per -)</p>	<b>AO2.2</b>  <b>2</b>	
<ul style="list-style-type: none"> <li>- Clock speed</li> <li>- Cache Size</li> <li>- Number of cores</li> </ul> <p>(1 per max 1)</p>	<b>AO1.1</b>  <b>1</b>	