\*\*\*Copyright Disclaimer: All materials used in these free 6-a-day resources are taken from past OCR GCSE Computing Exams – The OCR exam board owns the copyright for these exam questions – questions have been used with their permission\*\*\*

The answers on this worksheet have been taken from the 2018 OCR GCSE Computer Science Paper 1

## <u>6-A-Day – Computer Science GCSE (p1.8-2016)</u>

Q1	<ol> <li>mark per bullet to max 2 per register</li> <li>MAR // memory address register</li> <li>Stores the address/location where data will be read/written/accessed/fetched // address/location of data/instruction being processed // address/location of data/instruction next to be processed</li> <li>MDR // memory data register</li> <li>Stores the data/instruction that is fetched/read from memory // stores the data/instruction from the address in the MAR // data/instruction next to be processed</li> <li>Program counter</li> <li>Stores the address/location of the next instruction to be run // stores the address/location of the current instruction being run</li> <li>Accumulator</li> <li>Stores the result of manipulation/process/calculation</li> </ol>	4 AO1 1a (2) AO1 1b (2)	MAR stores address is not enough for description MDR stores the data is not enough for description Allow: • Current instruction register // IR • Stores the instruction currently being processed Accept MBR // Memory buffer register for MDR
Q2	<ol> <li>mark per bullet to max 2</li> <li>The number of FDE cycles run per given time/second         <ul> <li>// the frequency that the clock 'ticks'</li> <li>3.8 billion cycles/instructions</li> <li>per second</li> </ul> </li> </ol>	2 AO1 1b (1) AO2 1a (1)	Do not award: how fast the computer is // speed of CPU 3.8 = 3,800,000,000
Q3	<ol> <li>1 mark per bullet to max 3 e.g.</li> <li>Software may be designed to run on 1 core and not multiple cores         <ul> <li>// depends on the task(s)</li> <li>some tasks cannot be split across cores</li> <li>Clock speed also affects speed</li></ul></li></ol>	3 AO1 1b (1) AO2 2b (2)	Allow marks for other components that could affect the speed e.g. secondary storage access speed, onboard GPU. Award description of concurrent processing.
Q4	<ol> <li>mark per bullet to max 3</li> <li>VM is used when RAM is full</li> <li>part of the secondary storage used as (temporary) RAM/VM</li> <li>Data from RAM is moved to the secondary storage/VM (to make space in RAM)</li> <li>RAM can then be filled with new data</li> <li>When data in VM is needed it is moved back to RAM</li> </ol>	3 AO2 1a (1) AO2 1b (2)	Many candidates are giving disadvantages of VM, or that the computer can now run more programs, which are NAQ
Q5	<ol> <li>mark per bullet to max 2</li> <li>More RAM will improve the performance of the computer // More RAM will speed up the access to data</li> <li>Excessive use can cause disk thrashing</li> <li>which decreases performance</li> <li>VM is slower to access than RAM direct (because it has to go back to RAM first)</li> <li>Moving data between RAM and VM takes processor time</li> </ol>	2 AO2 1b (2)	Do not award: VM is slower, without quantifying slower at what
Q6	<ul> <li>An agreement / set of rules / standard</li> <li>for how computers should communicate // how dat sent/received/transmitted on a network</li> <li>Example of what could be agreed in the protocol (e.g checking / etc.)</li> </ul>		AO2 1b (2) Do not award set of instructions for bullet 1